rt/snapraid
1
0
Fork 0
mirror of https://github.com/amadvance/snapraid.git synced 2026-10-26 19:01:57 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Add detection of AVX2GFNI

Browse source
This commit is contained in:
Andrea Mazzoleni 2026-04-24 17:29:42 +02:00
parent 6ad6383ec3
commit 860141dd1e
4 changed files with 20 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

16
raid/cpu.h
View file

@ -183,6 +183,22 @@ static inline int raid_cpu_has_avx2(void)
3 << 1); /* XCR0: OS saves XMM and YMM registers */
}
static inline int raid_cpu_has_avx2gfni(void)
{
/*
* Detection of AVX2 + GFNI:
* 1) Verify OSXSAVE and XGETBV (CPUID.1:ECX[27])
* 2) Verify XCR0[2:1] = '11b' (XMM and YMM state enabled)
* 3) Verify AVX2 support (CPUID.7.0:EBX[5])
* 4) Verify GFNI support (CPUID.7.0:ECX[8])
*/
return raid_cpu_match_avx(
(1 << 27) | (1 << 28), /* Leaf 1, ECX: XSAVE and AVX */
1 << 5, /* Leaf 7, EBX: AVX2 */
1 << 8, /* Leaf 7, ECX: GFNI */
3 << 1); /* XCR0: OS saves XMM and YMM registers */
}
static inline int raid_cpu_has_avx512bw(void)
{
/*

2
raid/test/fulltest.c
View file

@ -37,6 +37,8 @@ int main(void)
printf("Including x86 SSSE3 functions\n");
if (raid_cpu_has_avx2())
printf("Including x86 AVX2 functions\n");
if (raid_cpu_has_avx512bw())
printf("Including x86 AVX512BW functions\n");
#endif
#ifdef CONFIG_X86_64
printf("Including x64 extended SSE register set\n");

2
raid/test/speedtest.c
View file

@ -1020,8 +1020,6 @@ int main(void)
printf("Including x86 AVX2 functions\n");
if (raid_cpu_has_avx512bw())
printf("Including x86 AVX512bw functions\n");
if (raid_cpu_has_avx512gfni())
printf("Including x86 AVX512gfni functions\n");
#endif
#ifdef CONFIG_X86_64
printf("Including x64 extended SSE register set\n");