snapraid/cov/raid/internal.h.gcov.html
Andrea Mazzoleni 359d943ad8 Auto update
2026-04-29 15:08:50 +02:00

447 lines
40 KiB
HTML

<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>LCOV - lcov.info - raid/internal.h</title>
<link rel="stylesheet" type="text/css" href="../gcov.css">
</head>
<body>
<table width="100%" border=0 cellspacing=0 cellpadding=0>
<tr><td class="title">LCOV - code coverage report</td></tr>
<tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
<tr>
<td width="100%">
<table cellpadding=1 border=0 width="100%">
<tr>
<td width="10%" class="headerItem">Current view:</td>
<td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">raid</a> - internal.h<span style="font-size: 80%;"> (source / <a href="internal.h.func-sort-c.html">functions</a>)</span></td>
<td width="5%"></td>
<td width="15%"></td>
<td width="10%" class="headerCovTableHead">Hit</td>
<td width="10%" class="headerCovTableHead">Total</td>
<td width="15%" class="headerCovTableHead">Coverage</td>
</tr>
<tr>
<td class="headerItem">Test:</td>
<td class="headerValue">lcov.info</td>
<td></td>
<td class="headerItem">Lines:</td>
<td class="headerCovTableEntry">13</td>
<td class="headerCovTableEntry">13</td>
<td class="headerCovTableEntryHi">100.0 %</td>
</tr>
<tr>
<td class="headerItem">Date:</td>
<td class="headerValue">2026-04-29 15:04:44</td>
<td></td>
<td class="headerItem">Functions:</td>
<td class="headerCovTableEntry">0</td>
<td class="headerCovTableEntry">0</td>
<td class="headerCovTableEntryHi">-</td>
</tr>
<tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
</table>
</td>
</tr>
<tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
</table>
<table cellpadding=0 cellspacing=0 border=0>
<tr>
<td><br></td>
</tr>
<tr>
<td>
<pre class="sourceHeading"> Line data Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum"> 1 </span> : // SPDX-License-Identifier: GPL-2.0-or-later</a>
<a name="2"><span class="lineNum"> 2 </span> : // Copyright (C) 2013 Andrea Mazzoleni</a>
<a name="3"><span class="lineNum"> 3 </span> : </a>
<a name="4"><span class="lineNum"> 4 </span> : #ifndef __RAID_INTERNAL_H</a>
<a name="5"><span class="lineNum"> 5 </span> : #define __RAID_INTERNAL_H</a>
<a name="6"><span class="lineNum"> 6 </span> : </a>
<a name="7"><span class="lineNum"> 7 </span> : /*</a>
<a name="8"><span class="lineNum"> 8 </span> : * Supported instruction sets.</a>
<a name="9"><span class="lineNum"> 9 </span> : *</a>
<a name="10"><span class="lineNum"> 10 </span> : * It may happen that the assembler is too old to support</a>
<a name="11"><span class="lineNum"> 11 </span> : * all instructions, even if the architecture supports them.</a>
<a name="12"><span class="lineNum"> 12 </span> : * These defines allow to exclude from the build the unsupported ones.</a>
<a name="13"><span class="lineNum"> 13 </span> : *</a>
<a name="14"><span class="lineNum"> 14 </span> : * If in your project you use a predefined assembler, you can define them</a>
<a name="15"><span class="lineNum"> 15 </span> : * using fixed values, instead of using the HAVE_* defines.</a>
<a name="16"><span class="lineNum"> 16 </span> : */</a>
<a name="17"><span class="lineNum"> 17 </span> : #if HAVE_CONFIG_H</a>
<a name="18"><span class="lineNum"> 18 </span> : </a>
<a name="19"><span class="lineNum"> 19 </span> : /* Includes the project configuration for HAVE_* defines */</a>
<a name="20"><span class="lineNum"> 20 </span> : #include &quot;config.h&quot;</a>
<a name="21"><span class="lineNum"> 21 </span> : </a>
<a name="22"><span class="lineNum"> 22 </span> : /* If the compiler supports assembly */</a>
<a name="23"><span class="lineNum"> 23 </span> : #if HAVE_ASSEMBLY</a>
<a name="24"><span class="lineNum"> 24 </span> : /* Autodetect from the compiler */</a>
<a name="25"><span class="lineNum"> 25 </span> : #if defined(__i386__)</a>
<a name="26"><span class="lineNum"> 26 </span> : #define CONFIG_X86 1</a>
<a name="27"><span class="lineNum"> 27 </span> : #define CONFIG_X86_32 1</a>
<a name="28"><span class="lineNum"> 28 </span> : #endif</a>
<a name="29"><span class="lineNum"> 29 </span> : #if defined(__x86_64__)</a>
<a name="30"><span class="lineNum"> 30 </span> : #define CONFIG_X86 1</a>
<a name="31"><span class="lineNum"> 31 </span> : #define CONFIG_X86_64 1</a>
<a name="32"><span class="lineNum"> 32 </span> : #endif</a>
<a name="33"><span class="lineNum"> 33 </span> : #endif</a>
<a name="34"><span class="lineNum"> 34 </span> : </a>
<a name="35"><span class="lineNum"> 35 </span> : /* Enables SSE2, SSSE3, AVX2 only if the assembler supports it */</a>
<a name="36"><span class="lineNum"> 36 </span> : #if HAVE_SSE2</a>
<a name="37"><span class="lineNum"> 37 </span> : #define CONFIG_SSE2 1</a>
<a name="38"><span class="lineNum"> 38 </span> : #endif</a>
<a name="39"><span class="lineNum"> 39 </span> : #if HAVE_SSSE3</a>
<a name="40"><span class="lineNum"> 40 </span> : #define CONFIG_SSSE3 1</a>
<a name="41"><span class="lineNum"> 41 </span> : #endif</a>
<a name="42"><span class="lineNum"> 42 </span> : #if HAVE_AVX2</a>
<a name="43"><span class="lineNum"> 43 </span> : #define CONFIG_AVX2 1</a>
<a name="44"><span class="lineNum"> 44 </span> : #endif</a>
<a name="45"><span class="lineNum"> 45 </span> : #if HAVE_AVX512BW /* Enables AVX2512BW only if the assembler supports it */</a>
<a name="46"><span class="lineNum"> 46 </span> : #define CONFIG_AVX512BW 1</a>
<a name="47"><span class="lineNum"> 47 </span> : #endif</a>
<a name="48"><span class="lineNum"> 48 </span> : </a>
<a name="49"><span class="lineNum"> 49 </span> : #else /* if HAVE_CONFIG_H is not defined */</a>
<a name="50"><span class="lineNum"> 50 </span> : </a>
<a name="51"><span class="lineNum"> 51 </span> : /* Assume that assembly is always supported */</a>
<a name="52"><span class="lineNum"> 52 </span> : #if defined(__i386__)</a>
<a name="53"><span class="lineNum"> 53 </span> : #define CONFIG_X86 1</a>
<a name="54"><span class="lineNum"> 54 </span> : #define CONFIG_X86_32 1</a>
<a name="55"><span class="lineNum"> 55 </span> : #endif</a>
<a name="56"><span class="lineNum"> 56 </span> : </a>
<a name="57"><span class="lineNum"> 57 </span> : #if defined(__x86_64__)</a>
<a name="58"><span class="lineNum"> 58 </span> : #define CONFIG_X86 1</a>
<a name="59"><span class="lineNum"> 59 </span> : #define CONFIG_X86_64 1</a>
<a name="60"><span class="lineNum"> 60 </span> : #endif</a>
<a name="61"><span class="lineNum"> 61 </span> : </a>
<a name="62"><span class="lineNum"> 62 </span> : /* Assumes that the assembler supports everything */</a>
<a name="63"><span class="lineNum"> 63 </span> : #ifdef CONFIG_X86</a>
<a name="64"><span class="lineNum"> 64 </span> : #define CONFIG_SSE2 1</a>
<a name="65"><span class="lineNum"> 65 </span> : #define CONFIG_SSSE3 1</a>
<a name="66"><span class="lineNum"> 66 </span> : #define CONFIG_AVX2 1</a>
<a name="67"><span class="lineNum"> 67 </span> : #endif</a>
<a name="68"><span class="lineNum"> 68 </span> : #ifdef CONFIG_X86_64</a>
<a name="69"><span class="lineNum"> 69 </span> : #define CONFIG_AVX512BW 1</a>
<a name="70"><span class="lineNum"> 70 </span> : #endif</a>
<a name="71"><span class="lineNum"> 71 </span> : #endif</a>
<a name="72"><span class="lineNum"> 72 </span> : </a>
<a name="73"><span class="lineNum"> 73 </span> : /*</a>
<a name="74"><span class="lineNum"> 74 </span> : * Includes anything required for compatibility.</a>
<a name="75"><span class="lineNum"> 75 </span> : */</a>
<a name="76"><span class="lineNum"> 76 </span> : #include &lt;assert.h&gt;</a>
<a name="77"><span class="lineNum"> 77 </span> : #include &lt;stdint.h&gt;</a>
<a name="78"><span class="lineNum"> 78 </span> : #include &lt;stdlib.h&gt;</a>
<a name="79"><span class="lineNum"> 79 </span> : #include &lt;string.h&gt;</a>
<a name="80"><span class="lineNum"> 80 </span> : </a>
<a name="81"><span class="lineNum"> 81 </span> : /*</a>
<a name="82"><span class="lineNum"> 82 </span> : * Inverse assert.</a>
<a name="83"><span class="lineNum"> 83 </span> : */</a>
<a name="84"><span class="lineNum"> 84 </span> : #define BUG_ON(a) assert(!(a))</a>
<a name="85"><span class="lineNum"> 85 </span> : </a>
<a name="86"><span class="lineNum"> 86 </span> : /*</a>
<a name="87"><span class="lineNum"> 87 </span> : * Forced inline.</a>
<a name="88"><span class="lineNum"> 88 </span> : */</a>
<a name="89"><span class="lineNum"> 89 </span> : #ifndef __always_inline</a>
<a name="90"><span class="lineNum"> 90 </span> : #define __always_inline inline __attribute__((always_inline))</a>
<a name="91"><span class="lineNum"> 91 </span> : #endif</a>
<a name="92"><span class="lineNum"> 92 </span> : </a>
<a name="93"><span class="lineNum"> 93 </span> : /*</a>
<a name="94"><span class="lineNum"> 94 </span> : * Forced alignment.</a>
<a name="95"><span class="lineNum"> 95 </span> : */</a>
<a name="96"><span class="lineNum"> 96 </span> : #ifndef __aligned</a>
<a name="97"><span class="lineNum"> 97 </span> : #define __aligned(a) __attribute__((aligned(a)))</a>
<a name="98"><span class="lineNum"> 98 </span> : #endif</a>
<a name="99"><span class="lineNum"> 99 </span> : </a>
<a name="100"><span class="lineNum"> 100 </span> : /*</a>
<a name="101"><span class="lineNum"> 101 </span> : * Align a pointer at the specified size.</a>
<a name="102"><span class="lineNum"> 102 </span> : */</a>
<a name="103"><span class="lineNum"> 103 </span> : static __always_inline void *__align_ptr(void *ptr, uintptr_t size)</a>
<a name="104"><span class="lineNum"> 104 </span> : {</a>
<a name="105"><span class="lineNum"> 105 </span><span class="lineCov"> 128005 : uintptr_t offset = (uintptr_t)ptr;</span></a>
<a name="106"><span class="lineNum"> 106 </span> : </a>
<a name="107"><span class="lineNum"> 107 </span><span class="lineCov"> 128005 : offset = (offset + size - 1U) &amp; ~(size - 1U);</span></a>
<a name="108"><span class="lineNum"> 108 </span> : </a>
<a name="109"><span class="lineNum"> 109 </span><span class="lineCov"> 128005 : return (void *)offset;</span></a>
<a name="110"><span class="lineNum"> 110 </span> : }</a>
<a name="111"><span class="lineNum"> 111 </span> : </a>
<a name="112"><span class="lineNum"> 112 </span> : /*</a>
<a name="113"><span class="lineNum"> 113 </span> : * Includes the main interface headers.</a>
<a name="114"><span class="lineNum"> 114 </span> : */</a>
<a name="115"><span class="lineNum"> 115 </span> : #include &quot;raid.h&quot;</a>
<a name="116"><span class="lineNum"> 116 </span> : #include &quot;helper.h&quot;</a>
<a name="117"><span class="lineNum"> 117 </span> : </a>
<a name="118"><span class="lineNum"> 118 </span> : /*</a>
<a name="119"><span class="lineNum"> 119 </span> : * Internal functions.</a>
<a name="120"><span class="lineNum"> 120 </span> : *</a>
<a name="121"><span class="lineNum"> 121 </span> : * These are intended to provide external access for testing.</a>
<a name="122"><span class="lineNum"> 122 </span> : */</a>
<a name="123"><span class="lineNum"> 123 </span> : void raid_gen_ref(int nd, int np, size_t size, void **vv);</a>
<a name="124"><span class="lineNum"> 124 </span> : void raid_invert(uint8_t *M, uint8_t *V, int n);</a>
<a name="125"><span class="lineNum"> 125 </span> : void raid_delta_gen(int nr, int *id, int *ip, int nd, size_t size, void **v);</a>
<a name="126"><span class="lineNum"> 126 </span> : void raid_rec1of1(int *id, int nd, size_t size, void **v);</a>
<a name="127"><span class="lineNum"> 127 </span> : void raid_rec2of2_int8(int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="128"><span class="lineNum"> 128 </span> : void raid_gen1_int32(int nd, size_t size, void **vv);</a>
<a name="129"><span class="lineNum"> 129 </span> : void raid_gen1_int64(int nd, size_t size, void **vv);</a>
<a name="130"><span class="lineNum"> 130 </span> : void raid_gen1_sse2(int nd, size_t size, void **vv);</a>
<a name="131"><span class="lineNum"> 131 </span> : void raid_gen1_avx2(int nd, size_t size, void **vv);</a>
<a name="132"><span class="lineNum"> 132 </span> : void raid_gen1_avx512bw(int nd, size_t size, void **vv);</a>
<a name="133"><span class="lineNum"> 133 </span> : void raid_gen2_int32(int nd, size_t size, void **vv);</a>
<a name="134"><span class="lineNum"> 134 </span> : void raid_gen2_int64(int nd, size_t size, void **vv);</a>
<a name="135"><span class="lineNum"> 135 </span> : void raid_gen2_sse2(int nd, size_t size, void **vv);</a>
<a name="136"><span class="lineNum"> 136 </span> : void raid_gen2_avx2(int nd, size_t size, void **vv);</a>
<a name="137"><span class="lineNum"> 137 </span> : void raid_gen2_sse2ext(int nd, size_t size, void **vv);</a>
<a name="138"><span class="lineNum"> 138 </span> : void raid_gen2_avx512bw(int nd, size_t size, void **vv);</a>
<a name="139"><span class="lineNum"> 139 </span> : void raid_genz_int32(int nd, size_t size, void **vv);</a>
<a name="140"><span class="lineNum"> 140 </span> : void raid_genz_int64(int nd, size_t size, void **vv);</a>
<a name="141"><span class="lineNum"> 141 </span> : void raid_genz_sse2(int nd, size_t size, void **vv);</a>
<a name="142"><span class="lineNum"> 142 </span> : void raid_genz_sse2ext(int nd, size_t size, void **vv);</a>
<a name="143"><span class="lineNum"> 143 </span> : void raid_genz_avx2ext(int nd, size_t size, void **vv);</a>
<a name="144"><span class="lineNum"> 144 </span> : void raid_gen3_int8(int nd, size_t size, void **vv);</a>
<a name="145"><span class="lineNum"> 145 </span> : void raid_gen3_ssse3(int nd, size_t size, void **vv);</a>
<a name="146"><span class="lineNum"> 146 </span> : void raid_gen3_ssse3ext(int nd, size_t size, void **vv);</a>
<a name="147"><span class="lineNum"> 147 </span> : void raid_gen3_avx2ext(int nd, size_t size, void **vv);</a>
<a name="148"><span class="lineNum"> 148 </span> : void raid_gen3_avx512bw(int nd, size_t size, void **vv);</a>
<a name="149"><span class="lineNum"> 149 </span> : void raid_gen4_int8(int nd, size_t size, void **vv);</a>
<a name="150"><span class="lineNum"> 150 </span> : void raid_gen4_ssse3(int nd, size_t size, void **vv);</a>
<a name="151"><span class="lineNum"> 151 </span> : void raid_gen4_ssse3ext(int nd, size_t size, void **vv);</a>
<a name="152"><span class="lineNum"> 152 </span> : void raid_gen4_avx2ext(int nd, size_t size, void **vv);</a>
<a name="153"><span class="lineNum"> 153 </span> : void raid_gen4_avx512bw(int nd, size_t size, void **vv);</a>
<a name="154"><span class="lineNum"> 154 </span> : void raid_gen5_int8(int nd, size_t size, void **vv);</a>
<a name="155"><span class="lineNum"> 155 </span> : void raid_gen5_ssse3(int nd, size_t size, void **vv);</a>
<a name="156"><span class="lineNum"> 156 </span> : void raid_gen5_ssse3ext(int nd, size_t size, void **vv);</a>
<a name="157"><span class="lineNum"> 157 </span> : void raid_gen5_avx2ext(int nd, size_t size, void **vv);</a>
<a name="158"><span class="lineNum"> 158 </span> : void raid_gen5_avx512bw(int nd, size_t size, void **vv);</a>
<a name="159"><span class="lineNum"> 159 </span> : void raid_gen6_int8(int nd, size_t size, void **vv);</a>
<a name="160"><span class="lineNum"> 160 </span> : void raid_gen6_ssse3(int nd, size_t size, void **vv);</a>
<a name="161"><span class="lineNum"> 161 </span> : void raid_gen6_ssse3ext(int nd, size_t size, void **vv);</a>
<a name="162"><span class="lineNum"> 162 </span> : void raid_gen6_avx2ext(int nd, size_t size, void **vv);</a>
<a name="163"><span class="lineNum"> 163 </span> : void raid_gen6_avx512bw(int nd, size_t size, void **vv);</a>
<a name="164"><span class="lineNum"> 164 </span> : void raid_rec1_int8(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="165"><span class="lineNum"> 165 </span> : void raid_rec2_int8(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="166"><span class="lineNum"> 166 </span> : void raid_recX_int8(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="167"><span class="lineNum"> 167 </span> : void raid_rec1_ssse3(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="168"><span class="lineNum"> 168 </span> : void raid_rec2_ssse3(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="169"><span class="lineNum"> 169 </span> : void raid_recX_ssse3(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="170"><span class="lineNum"> 170 </span> : void raid_rec1_avx2(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="171"><span class="lineNum"> 171 </span> : void raid_rec2_avx2(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="172"><span class="lineNum"> 172 </span> : void raid_recX_avx2(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="173"><span class="lineNum"> 173 </span> : void raid_rec1_avx512bw(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="174"><span class="lineNum"> 174 </span> : void raid_rec2_avx512bw(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="175"><span class="lineNum"> 175 </span> : void raid_recX_avx512bw(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="176"><span class="lineNum"> 176 </span> : </a>
<a name="177"><span class="lineNum"> 177 </span> : /*</a>
<a name="178"><span class="lineNum"> 178 </span> : * Functions for parity computation.</a>
<a name="179"><span class="lineNum"> 179 </span> : *</a>
<a name="180"><span class="lineNum"> 180 </span> : * These functions compute the parity blocks from the provided data.</a>
<a name="181"><span class="lineNum"> 181 </span> : *</a>
<a name="182"><span class="lineNum"> 182 </span> : * The number of parities to compute is implicit in the position in the</a>
<a name="183"><span class="lineNum"> 183 </span> : * forwarder vector. Position at index #i, computes (#i+1) parities.</a>
<a name="184"><span class="lineNum"> 184 </span> : *</a>
<a name="185"><span class="lineNum"> 185 </span> : * All these functions give the guarantee that parities are written</a>
<a name="186"><span class="lineNum"> 186 </span> : * in order. First parity P, then parity Q, and so on.</a>
<a name="187"><span class="lineNum"> 187 </span> : * This allows to specify the same memory buffer for multiple parities</a>
<a name="188"><span class="lineNum"> 188 </span> : * knowing that you'll get the latest written one.</a>
<a name="189"><span class="lineNum"> 189 </span> : * This characteristic is used by the raid_delta_gen() function to</a>
<a name="190"><span class="lineNum"> 190 </span> : * avoid to damage unused parities in recovering.</a>
<a name="191"><span class="lineNum"> 191 </span> : *</a>
<a name="192"><span class="lineNum"> 192 </span> : * @nd Number of data blocks</a>
<a name="193"><span class="lineNum"> 193 </span> : * @size Size of the blocks pointed by @vv. It must be a multiple of 64.</a>
<a name="194"><span class="lineNum"> 194 </span> : * @vv Vector of pointers to the blocks of data and parity.</a>
<a name="195"><span class="lineNum"> 195 </span> : * It has (@nd + #parities) elements. The starting elements are the blocks</a>
<a name="196"><span class="lineNum"> 196 </span> : * for data, following with the parity blocks.</a>
<a name="197"><span class="lineNum"> 197 </span> : * Each block has @size bytes.</a>
<a name="198"><span class="lineNum"> 198 </span> : */</a>
<a name="199"><span class="lineNum"> 199 </span> : typedef void (raid_gen_fn)(int nd, size_t size, void **vv);</a>
<a name="200"><span class="lineNum"> 200 </span> : </a>
<a name="201"><span class="lineNum"> 201 </span> : /*</a>
<a name="202"><span class="lineNum"> 202 </span> : * Functions for data recovery.</a>
<a name="203"><span class="lineNum"> 203 </span> : *</a>
<a name="204"><span class="lineNum"> 204 </span> : * These functions recover data blocks using the specified parity</a>
<a name="205"><span class="lineNum"> 205 </span> : * to recompute the missing data.</a>
<a name="206"><span class="lineNum"> 206 </span> : *</a>
<a name="207"><span class="lineNum"> 207 </span> : * Note that the format of vectors @id/@ip is different than raid_rec().</a>
<a name="208"><span class="lineNum"> 208 </span> : * For example, in the vector @ip the first parity is represented with the</a>
<a name="209"><span class="lineNum"> 209 </span> : * value 0 and not @nd.</a>
<a name="210"><span class="lineNum"> 210 </span> : *</a>
<a name="211"><span class="lineNum"> 211 </span> : * @nr Number of failed data blocks to recover.</a>
<a name="212"><span class="lineNum"> 212 </span> : * @id[] Vector of @nr indexes of the data blocks to recover.</a>
<a name="213"><span class="lineNum"> 213 </span> : * The indexes start from 0. They must be in order.</a>
<a name="214"><span class="lineNum"> 214 </span> : * @ip[] Vector of @nr indexes of the parity blocks to use in the recovering.</a>
<a name="215"><span class="lineNum"> 215 </span> : * The indexes start from 0. They must be in order.</a>
<a name="216"><span class="lineNum"> 216 </span> : * @nd Number of data blocks.</a>
<a name="217"><span class="lineNum"> 217 </span> : * @np Number of parity blocks.</a>
<a name="218"><span class="lineNum"> 218 </span> : * @size Size of the blocks pointed by @vv. It must be a multiple of 64.</a>
<a name="219"><span class="lineNum"> 219 </span> : * @vv Vector of pointers to the blocks of data and parity.</a>
<a name="220"><span class="lineNum"> 220 </span> : * It has (@nd + @np) elements. The starting elements are the blocks</a>
<a name="221"><span class="lineNum"> 221 </span> : * for data, following with the parity blocks.</a>
<a name="222"><span class="lineNum"> 222 </span> : * Each block has @size bytes.</a>
<a name="223"><span class="lineNum"> 223 </span> : */</a>
<a name="224"><span class="lineNum"> 224 </span> : typedef void (raid_rec_fn)(int nr, int *id, int *ip, int nd, size_t size, void **vv);</a>
<a name="225"><span class="lineNum"> 225 </span> : </a>
<a name="226"><span class="lineNum"> 226 </span> : /**</a>
<a name="227"><span class="lineNum"> 227 </span> : * Algorithm indexes</a>
<a name="228"><span class="lineNum"> 228 </span> : *</a>
<a name="229"><span class="lineNum"> 229 </span> : * To be used with the register and tag functions.</a>
<a name="230"><span class="lineNum"> 230 </span> : */</a>
<a name="231"><span class="lineNum"> 231 </span> : #define RAID_ALGO_CAUCHY_PAR1 0</a>
<a name="232"><span class="lineNum"> 232 </span> : #define RAID_ALGO_CAUCHY_PAR2 1</a>
<a name="233"><span class="lineNum"> 233 </span> : #define RAID_ALGO_CAUCHY_PAR3 2</a>
<a name="234"><span class="lineNum"> 234 </span> : #define RAID_ALGO_CAUCHY_PAR4 3</a>
<a name="235"><span class="lineNum"> 235 </span> : #define RAID_ALGO_CAUCHY_PAR5 4</a>
<a name="236"><span class="lineNum"> 236 </span> : #define RAID_ALGO_CAUCHY_PAR6 5</a>
<a name="237"><span class="lineNum"> 237 </span> : #define RAID_ALGO_VANDERMONDE_PAR3 6</a>
<a name="238"><span class="lineNum"> 238 </span> : #define RAID_ALGO_MAX 7</a>
<a name="239"><span class="lineNum"> 239 </span> : </a>
<a name="240"><span class="lineNum"> 240 </span> : /** </a>
<a name="241"><span class="lineNum"> 241 </span> : * Register functions for parity computation and data recovery.</a>
<a name="242"><span class="lineNum"> 242 </span> : *</a>
<a name="243"><span class="lineNum"> 243 </span> : * Each call overwrites the previous setting. Thus, call it from the</a>
<a name="244"><span class="lineNum"> 244 </span> : * slowest to the fastest.</a>
<a name="245"><span class="lineNum"> 245 </span> : *</a>
<a name="246"><span class="lineNum"> 246 </span> : * @na Algo code of the function. One of RAID_ALGO_*.</a>
<a name="247"><span class="lineNum"> 247 </span> : * @tag Descriptive short tag of the implementation, like &quot;sse2&quot;, &quot;avx2&quot;,...</a>
<a name="248"><span class="lineNum"> 248 </span> : * @fn Function to register.</a>
<a name="249"><span class="lineNum"> 249 </span> : */</a>
<a name="250"><span class="lineNum"> 250 </span> : void raid_gen_register(int na, const char *tag, raid_gen_fn *fn);</a>
<a name="251"><span class="lineNum"> 251 </span> : void raid_rec_register(int na, const char *tag, raid_rec_fn *fn);</a>
<a name="252"><span class="lineNum"> 252 </span> : </a>
<a name="253"><span class="lineNum"> 253 </span> : /** </a>
<a name="254"><span class="lineNum"> 254 </span> : * Set functions for data recovery.</a>
<a name="255"><span class="lineNum"> 255 </span> : * </a>
<a name="256"><span class="lineNum"> 256 </span> : * Intended only for testing the recovery function forcing a specific</a>
<a name="257"><span class="lineNum"> 257 </span> : * parity generation for the delta step.</a>
<a name="258"><span class="lineNum"> 258 </span> : *</a>
<a name="259"><span class="lineNum"> 259 </span> : * Each call overwrites the previous setting.</a>
<a name="260"><span class="lineNum"> 260 </span> : *</a>
<a name="261"><span class="lineNum"> 261 </span> : * @np Number of parities.</a>
<a name="262"><span class="lineNum"> 262 </span> : * @fn Function to register.</a>
<a name="263"><span class="lineNum"> 263 </span> : */</a>
<a name="264"><span class="lineNum"> 264 </span> : void raid_gen_force(int np, raid_gen_fn *fn);</a>
<a name="265"><span class="lineNum"> 265 </span> : </a>
<a name="266"><span class="lineNum"> 266 </span> : /**</a>
<a name="267"><span class="lineNum"> 267 </span> : * Register all the functions based on integer variables.</a>
<a name="268"><span class="lineNum"> 268 </span> : */</a>
<a name="269"><span class="lineNum"> 269 </span> : void raid_register_int(void);</a>
<a name="270"><span class="lineNum"> 270 </span> : </a>
<a name="271"><span class="lineNum"> 271 </span> : /**</a>
<a name="272"><span class="lineNum"> 272 </span> : * Register all the functions based on x86 intructions.</a>
<a name="273"><span class="lineNum"> 273 </span> : */</a>
<a name="274"><span class="lineNum"> 274 </span> : void raid_register_x86(void);</a>
<a name="275"><span class="lineNum"> 275 </span> : </a>
<a name="276"><span class="lineNum"> 276 </span> : /*</a>
<a name="277"><span class="lineNum"> 277 </span> : * Tag functions.</a>
<a name="278"><span class="lineNum"> 278 </span> : * </a>
<a name="279"><span class="lineNum"> 279 </span> : * Given the specified algo code, return the tag of the registered function.</a>
<a name="280"><span class="lineNum"> 280 </span> : */</a>
<a name="281"><span class="lineNum"> 281 </span> : const char *raid_gen_tag(int na);</a>
<a name="282"><span class="lineNum"> 282 </span> : const char *raid_rec_tag(int na);</a>
<a name="283"><span class="lineNum"> 283 </span> : </a>
<a name="284"><span class="lineNum"> 284 </span> : /**</a>
<a name="285"><span class="lineNum"> 285 </span> : * Basic functionality self test.</a>
<a name="286"><span class="lineNum"> 286 </span> : * </a>
<a name="287"><span class="lineNum"> 287 </span> : * Returns 0 on success.</a>
<a name="288"><span class="lineNum"> 288 </span> : */</a>
<a name="289"><span class="lineNum"> 289 </span> : int raid_selftest(void);</a>
<a name="290"><span class="lineNum"> 290 </span> : </a>
<a name="291"><span class="lineNum"> 291 </span> : /*</a>
<a name="292"><span class="lineNum"> 292 </span> : * Tables.</a>
<a name="293"><span class="lineNum"> 293 </span> : */</a>
<a name="294"><span class="lineNum"> 294 </span> : extern const uint8_t raid_gfmul[256][256] __aligned(256);</a>
<a name="295"><span class="lineNum"> 295 </span> : extern const uint8_t raid_gfexp[256] __aligned(256);</a>
<a name="296"><span class="lineNum"> 296 </span> : extern const uint8_t raid_gfinv[256] __aligned(256);</a>
<a name="297"><span class="lineNum"> 297 </span> : extern const uint8_t raid_gfvandermonde[3][256] __aligned(256);</a>
<a name="298"><span class="lineNum"> 298 </span> : extern const uint8_t raid_gfcauchy[6][256] __aligned(256);</a>
<a name="299"><span class="lineNum"> 299 </span> : extern const uint8_t raid_gfcauchypshufb[251][4][2][16] __aligned(256);</a>
<a name="300"><span class="lineNum"> 300 </span> : extern const uint8_t raid_gfmulpshufb[256][2][16] __aligned(256);</a>
<a name="301"><span class="lineNum"> 301 </span> : extern const uint8_t (*raid_gfgen)[256];</a>
<a name="302"><span class="lineNum"> 302 </span> : #define gfmul raid_gfmul</a>
<a name="303"><span class="lineNum"> 303 </span> : #define gfexp raid_gfexp</a>
<a name="304"><span class="lineNum"> 304 </span> : #define gfinv raid_gfinv</a>
<a name="305"><span class="lineNum"> 305 </span> : #define gfvandermonde raid_gfvandermonde</a>
<a name="306"><span class="lineNum"> 306 </span> : #define gfcauchy raid_gfcauchy</a>
<a name="307"><span class="lineNum"> 307 </span> : #define gfgenpshufb raid_gfcauchypshufb</a>
<a name="308"><span class="lineNum"> 308 </span> : #define gfmulpshufb raid_gfmulpshufb</a>
<a name="309"><span class="lineNum"> 309 </span> : #define gfgen raid_gfgen</a>
<a name="310"><span class="lineNum"> 310 </span> : </a>
<a name="311"><span class="lineNum"> 311 </span> : /*</a>
<a name="312"><span class="lineNum"> 312 </span> : * Assembler blocks.</a>
<a name="313"><span class="lineNum"> 313 </span> : */</a>
<a name="314"><span class="lineNum"> 314 </span> : #ifdef CONFIG_X86</a>
<a name="315"><span class="lineNum"> 315 </span> : #ifdef CONFIG_SSE2</a>
<a name="316"><span class="lineNum"> 316 </span> : static __always_inline void raid_sse_begin(void)</a>
<a name="317"><span class="lineNum"> 317 </span> : {</a>
<a name="318"><span class="lineNum"> 318 </span><span class="lineCov"> 1512807 : }</span></a>
<a name="319"><span class="lineNum"> 319 </span> : </a>
<a name="320"><span class="lineNum"> 320 </span> : static __always_inline void raid_sse_end(void)</a>
<a name="321"><span class="lineNum"> 321 </span> : {</a>
<a name="322"><span class="lineNum"> 322 </span> : /*</a>
<a name="323"><span class="lineNum"> 323 </span> : * SSE and AVX code uses non-temporal writes, like MOVNTDQ,</a>
<a name="324"><span class="lineNum"> 324 </span> : * that use a weak memory model. To ensure that other processors</a>
<a name="325"><span class="lineNum"> 325 </span> : * see correctly the data written, we use a store-store memory</a>
<a name="326"><span class="lineNum"> 326 </span> : * barrier at the end of the asm code</a>
<a name="327"><span class="lineNum"> 327 </span> : */</a>
<a name="328"><span class="lineNum"> 328 </span><span class="lineCov"> 1512807 : asm volatile (&quot;sfence&quot; : : : &quot;memory&quot;);</span></a>
<a name="329"><span class="lineNum"> 329 </span> : </a>
<a name="330"><span class="lineNum"> 330 </span> : /*</a>
<a name="331"><span class="lineNum"> 331 </span> : * Clobbers registers used in the asm code</a>
<a name="332"><span class="lineNum"> 332 </span> : * this is required because in the Windows ABI,</a>
<a name="333"><span class="lineNum"> 333 </span> : * registers xmm6-xmm15 should be kept by the callee.</a>
<a name="334"><span class="lineNum"> 334 </span> : * this clobber list force the compiler to save any</a>
<a name="335"><span class="lineNum"> 335 </span> : * register that needs to be saved</a>
<a name="336"><span class="lineNum"> 336 </span> : * we check for __SSE2_ because we require that the</a>
<a name="337"><span class="lineNum"> 337 </span> : * compiler supports SSE2 registers in the clobber list</a>
<a name="338"><span class="lineNum"> 338 </span> : */</a>
<a name="339"><span class="lineNum"> 339 </span> : #ifdef __SSE2__</a>
<a name="340"><span class="lineNum"> 340 </span><span class="lineCov"> 1512807 : asm volatile (&quot;&quot; : : : &quot;%xmm0&quot;, &quot;%xmm1&quot;, &quot;%xmm2&quot;, &quot;%xmm3&quot;);</span></a>
<a name="341"><span class="lineNum"> 341 </span><span class="lineCov"> 1512807 : asm volatile (&quot;&quot; : : : &quot;%xmm4&quot;, &quot;%xmm5&quot;, &quot;%xmm6&quot;, &quot;%xmm7&quot;);</span></a>
<a name="342"><span class="lineNum"> 342 </span> : #ifdef CONFIG_X86_64</a>
<a name="343"><span class="lineNum"> 343 </span><span class="lineCov"> 1512807 : asm volatile (&quot;&quot; : : : &quot;%xmm8&quot;, &quot;%xmm9&quot;, &quot;%xmm10&quot;, &quot;%xmm11&quot;);</span></a>
<a name="344"><span class="lineNum"> 344 </span><span class="lineCov"> 1512807 : asm volatile (&quot;&quot; : : : &quot;%xmm12&quot;, &quot;%xmm13&quot;, &quot;%xmm14&quot;, &quot;%xmm15&quot;);</span></a>
<a name="345"><span class="lineNum"> 345 </span> : #endif</a>
<a name="346"><span class="lineNum"> 346 </span> : #endif</a>
<a name="347"><span class="lineNum"> 347 </span><span class="lineCov"> 1512807 : }</span></a>
<a name="348"><span class="lineNum"> 348 </span> : #endif</a>
<a name="349"><span class="lineNum"> 349 </span> : </a>
<a name="350"><span class="lineNum"> 350 </span> : #ifdef CONFIG_AVX2</a>
<a name="351"><span class="lineNum"> 351 </span> : static __always_inline void raid_avx_begin(void)</a>
<a name="352"><span class="lineNum"> 352 </span> : {</a>
<a name="353"><span class="lineNum"> 353 </span> : raid_sse_begin();</a>
<a name="354"><span class="lineNum"> 354 </span><span class="lineCov"> 114289 : }</span></a>
<a name="355"><span class="lineNum"> 355 </span> : </a>
<a name="356"><span class="lineNum"> 356 </span> : static __always_inline void raid_avx_end(void)</a>
<a name="357"><span class="lineNum"> 357 </span> : {</a>
<a name="358"><span class="lineNum"> 358 </span> : raid_sse_end();</a>
<a name="359"><span class="lineNum"> 359 </span> : </a>
<a name="360"><span class="lineNum"> 360 </span> : /*</a>
<a name="361"><span class="lineNum"> 361 </span> : * Reset the upper part of the ymm registers</a>
<a name="362"><span class="lineNum"> 362 </span> : * to avoid the 70 clocks penalty on the next</a>
<a name="363"><span class="lineNum"> 363 </span> : * xmm register use</a>
<a name="364"><span class="lineNum"> 364 </span> : */</a>
<a name="365"><span class="lineNum"> 365 </span><span class="lineCov"> 114289 : asm volatile (&quot;vzeroupper&quot; : : : &quot;memory&quot;);</span></a>
<a name="366"><span class="lineNum"> 366 </span><span class="lineCov"> 114289 : }</span></a>
<a name="367"><span class="lineNum"> 367 </span> : #endif</a>
<a name="368"><span class="lineNum"> 368 </span> : #endif /* CONFIG_X86 */</a>
<a name="369"><span class="lineNum"> 369 </span> : </a>
<a name="370"><span class="lineNum"> 370 </span> : #endif</a>
<a name="371"><span class="lineNum"> 371 </span> : </a>
</pre>
</td>
</tr>
</table>
<br>
<table width="100%" border=0 cellspacing=0 cellpadding=0>
<tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
<tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.0</a></td></tr>
</table>
<br>
</body>
</html>